


IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of : Frank Randolph Bryant
United States Serial No. : to be assigned
Filing Date : to be assigned
Prior United States Serial No. : 08/159,461
Prior Filing Date : November 30, 1993
Prior Examiner : R. Booth
Prior Group Art Unit : 1107
Title : TRANSISTOR STRUCTURE AND METHOD FOR
MAKING SAME

Assistant Commissioner of Patents
Box Patent Application
Washington, D.C. 20231

<u>CERTIFICATE OF EXPRESS MAIL</u>	
I hereby certify that this correspondence, including the attachments listed, is being mailed in an envelope addressed to Assistant Commissioner of Patents, Box Patent Application, Washington, DC 20231, using the Express Mail Post Office to Addressee service of the United States Postal Service on the date shown below	
KATHY LONGENECKER Printed Name of Person Mailing	EL 749594003 US Express Mail Receipt No
 Signature of Person Mailing	May 16, 2001 Date

Sir:

PRELIMINARY AMENDMENT

Prior to the grant of the patent for United States Serial No. 08/159,461, the Applicant is filing a divisional application under 37 C.F.R. § 1.53(b). Additionally, the Applicant is making the below listed amendments to the divisional application as follows:

IN THE SPECIFICATION

On page 2 at line 1, before the heading "BACKGROUND OF THE INVENTION" please insert the following:

This application is a divisional of prior application serial no. 08/159,461 filed on November 30, 1993.

IN THE CLAIMS

Please cancel claims 1-16, 24 and 26-45 without prejudice. Please amend the remaining claims as follows, substituting any amended claim(s) for the corresponding pending claim(s):

17. (amended) A method of fabricating a portion of a semiconductor device comprising:

forming a gate structure on a substrate by:

depositing an insulating oxide layer on the substrate;

depositing a nitride layer on the oxide layer; and

depositing a polysilicon layer on the nitride layer; and

reoxidizing the gate structure to form a layer of oxide over the gate structure.

1 18. (amended) The method of claim 17, wherein the depositing step includes depositing the nitride
2 layer on the insulating oxide layer to a thickness from about 10 Å to about 50 Å.

1 19. (unchanged) The method of claim 17, wherein the reoxidizing step includes reoxidizing the gate
2 structure to form an oxide layer from about 25 Å to about 500 Å thick.

1 20. (amended) The method of claim 17, further comprising:

2 patterning the gate structure by selectively etching away portions of the insulating oxide,
3 nitride and polysilicon layers to expose a portion of the substrate and form a peripheral edge around
4 the gate structure; and

5 exposing the substrate to an oxidizing ambient during reoxidation to oxidize the exposed
6 portion of the substrate.

1 21. (amended) The method of claim 20, wherein the reoxidation causes an uplift in a peripheral
2 portion of the nitride layer.

1 22. (amended) The method of claim 20, wherein the reoxidation causes an indentation in the
2 substrate near the peripheral edge of the gate structure.

1 23. (amended) The method of claim 17, further comprising:

2 prior to the reoxidizing step, forming source and drain regions in the substrate.

1 25. (amended) A method for fabricating a portion of a semiconductor device, comprising:

2 forming an oxide gate layer on a surface of a substrate;

3 forming a nitride layer on the oxide gate layer by depositing the nitride layer on the oxide
4 gate layer;

5 forming a polysilicon layer on the nitride layer;

6 patterning the polysilicon and nitride layers to form a gate structure; and

7 reoxidizing the gate structure to form a layer of oxide over the gate structure and on sidewalls
8 of the gate structure.

1 46. (unchanged) An integrated circuit device comprising:

2 a substrate;

3 a gate structure, wherein the gate structure includes:

4 a gate oxide layer on the substrate,

5 a nitride layer on the gate oxide layer, and

6 a polysilicon layer over the nitride layer;

7 a channel region under the gate structure; and

8 source/drain regions in the substrate adjacent the channel region.

1 47. (unchanged) The integrated circuit device of claim 46, wherein the nitride layer is from about
2 10 Å to about 50 Å thick.

1 48. (unchanged) The integrated circuit device of claim 46, wherein the nitride layer is deposited over
2 said gate oxide layer.

1 49. (unchanged) The integrated circuit device of claim 46, wherein the nitride layer is formed by
2 nitrogen implantation to form an implanted area and by annealing of the implanted area.

1 50. (amended) The integrated circuit device of claim 46, wherein the gate structure has a peripheral
2 edge and further including an uplift in portions of the nitride layer proximate the peripheral edge of
3 the gate structure, the uplift caused by reoxidation of the gate structure, wherein asperities are absent
4 from the polysilicon layer.

1 51. (amended) The integrated circuit device of claim 46, wherein the substrate has a surface and
2 further including an indentation in the surface of the substrate located proximate to the peripheral
3 edge of the gate structure, the indentation resulting from reoxidation of the gate structure.

1 52. (amended) The integrated circuit device of claim 46 further wherein the gate structure includes
2 sidewall spacers located on each edge of the gate structure and lightly doped drain regions in the
3 substrate below the sidewalls spacers.

1 53. (unchanged) The integrated circuit device of claim 46, wherein the substrate is a p-type substrate
2 and wherein the source/drain regions are formed by implanting n-type impurities in the p-type
3 substrate.

1 54. (unchanged) The integrated circuit device of claim 53, wherein the source/drain regions are
2 implanted prior to reoxidation.

1 55. (unchanged) The integrated circuit device of claim 53, wherein the source/drain regions are
2 implanted after oxidation.

Please add the following new claims:

1 --56. (newly added) The integrated circuit device of claim 46, wherein the channel region has a
2 length not greater than 0.8 μm .

1 57. (newly added) The integrated circuit device of claim 46, wherein the gate oxide layer is not
2 greater than 200 Å thick.

1 58. (newly added) The method of claim 23, wherein a channel region beneath the gate structure
2 between the source/drain regions has a length not greater than 0.8 μm .

1 59. (newly added) The method of claim 25, further comprising:
2 forming the oxide gate layer to a thickness not greater than 200 Å.--

REMARKS

Claims 17-23, 25 and 46-59 are pending in the present application.

The parent patent application, serial no. 08/159,461, was filed with claims 1-55, which were subject to a restriction requirement.

Claims 1-16, 24 and 26-45 were canceled as directed to a species elected in the parent application.

Claims 17 and 25, which previously depended from canceled claims, were amended to place the claims in independent form. The scope of those claims was not altered by the amendments.

Claims 18, 20-23 and 50-52 were amended to correct typographical errors and to improve the clarity of the claims by eliminating superfluous terms and using terms consistently. The scope of those claims was not altered by the amendments.

Claims 56-59 have been added.

Examination of the application on the merits is respectfully requested.

AMENDMENTS WITH MARKINGS TO SHOW CHANGES MADE

Claims 17-18, 20-23, 25 and 50-52 were amended herein as follows:

1 17. (amended) [The]A method of [claim 1, wherein said forming step comprises]fabricating a
2 portion of a semiconductor device comprising:

3 forming a gate structure on a substrate by:

4 depositing [the]an insulating oxide layer on the substrate;

5 depositing [the]a nitride layer on the oxide layer; and

6 depositing [the]a polysilicon layer on the nitride layer; and

7 reoxidizing the gate structure to form a layer of oxide over the gate structure.

1 18. (amended) The method of claim 17, wherein the depositing step includes depositing the nitride
2 layer on the insulating oxide layer to a thickness from about 10 Å to about 50 Å.

1 20. (amended) The method of claim 17, [wherein the step of forming a gate structure] further
2 [includes]comprising:

3 patterning the gate structure by selectively etching away portions of the insulating oxide,
4 nitride and polysilicon layers to expose a portion of the substrate and form a peripheral edge around
5 the gate structure; and

6 [wherein the reoxidizing step comprises] exposing the substrate to an oxidizing ambient
7 during reoxidation to oxidize the exposed portion of the substrate.

1 21. (amended) The method of claim 20, wherein the [exposing step]reoxidation causes an uplift in
2 a peripheral portion of the nitride layer.

1 22. (amended) The method of claim 20, wherein the [exposing step]reoxidation causes an
2 indentation in the substrate near [a]the peripheral edge of the gate structure.

1 23. (amended) The method of claim 17, [wherein]further comprising:
2 prior to the reoxidizing step, forming source and drain regions in the substrate.

1 25. (amended) [The] A method [of claim 24] for fabricating a portion of a semiconductor device,

2 comprising:

3 forming an oxide gate layer on a surface of a substrate;

4 [wherein the step of] forming a nitride layer [comprises] on the oxide gate layer by depositing
5 [a] the nitride layer on the oxide gate layer;

6 forming a polysilicon layer on the nitride layer;

7 patterning the polysilicon and nitride layers to form a gate structure; and

8 reoxidizing the gate structure to form a layer of oxide over the gate structure and on sidewalls
9 of the gate structure.

1 50. (amended) The integrated circuit device of claim 46, wherein the gate structure has a peripheral
2 edge and further including an uplift in [the nitride layer occurring in] portions of the nitride layer
3 proximate the peripheral edge of the gate structure, the uplift caused by reoxidation of the gate
4 structure, wherein asperities are absent from the polysilicon layer.

1 51. (amended) The integrated circuit device of claim 46, wherein the substrate has a surface and
2 further including an indentation in the surface of the substrate located proximate to the peripheral
3 edge of the gate structure, the indentation resulting from reoxidation of the [integrated circuit
4 device] gate structure.


1 52. (amended) The integrated circuit device of claim 46 further wherein the gate structure includes
2 sidewall spacers located on each edge of the gate structure and lightly doped drain regions in the
3 substrate [located in the substrate] below the sidewalls spacers.

If any outstanding issues remain, or if the Examiner has any further suggestions for expediting prosecution of this Application, the Applicant respectfully invites the Examiner to contact the undersigned at the telephone number indicated below or at *dvenglarik@novakov.com*.

Respectfully submitted,

NOVAKOV DAVIS & MUNCK, P.C.

Date: 5-16-01


Daniel E. Venglarik
Attorneys for the Applicant
Registration No. 39,409

900 Three Galleria Tower
13155 Noel Road
Dallas, Texas 75240
Tel: (214) 922-9221
Fax: (214) 969-7557
e-mail: *dvenglarik@novakov.com*